

CLAIMS

1. A circuit comprising:

a memory element defining a semaphore allocatable to a resource; and

a controller configured to (i) present a granted status
5 in response to a processor reading a first address while said semaphore has a free status, (ii) set said semaphore to a busy status in response to presenting said granted status, and (iii) present said busy status in response to said processor reading said first address while said semaphore has said busy status.

2. The circuit according to claim 1, wherein said controller is further configured to set said semaphore to said free status in response to said processor writing to said first address.

3. The circuit according to claim 1, wherein said controller is further configured to present said status of said semaphore in response to said processor reading a second address.

4. The circuit according to claim 3, wherein said controller is further configured to maintain said status of said

01-669
1496.00169

semaphore in response to said processor writing to said second address.

5. The circuit according to claim 1, further comprising:

a second memory element defining a second semaphore allocatable to said semaphore; and

5 a second controller configured to (i) present said granted status in response to said processor reading a third address while said second semaphore has said free status, (ii) set
10 said second semaphore to said busy status in response to presenting said granted status, (iii) present said busy status in response to said processor reading said third address while said second semaphore has said busy status, and (iv) set said second semaphore to said free status in response to said processor writing to said third address.

6. The circuit according to claim 5, wherein said controller is further configured to:

slave said semaphore to said second semaphore;

01-669
1496.00169

present said busy status in response to said processor
5 reading said first address while said second semaphore has said
busy status; and

maintain said busy status for said semaphore in response
to said processor writing to said first address while said second
semaphore has said busy status.

7. The circuit according to claim 6, wherein said
controller is further configured to set said semaphore to said free
status in response to said processor writing to said third address.

8. The circuit according to claim 6, wherein said
controller is further configured to maintain said busy status for
said semaphore in response to said processor writing to said third
address.

9. A method of allocating a resource to a processor
comprising the steps of:

(A) defining a semaphore allocatable to said resource;

01-669
1496.00169

(B) presenting a granted status in response to said
5 processor reading a first address while said semaphore has a free
status;

(C) setting said semaphore to a busy status in response
to presenting said granted status; and

(D) presenting said busy status in response to said
10 processor reading said first address while said semaphore has said
busy status.

10. The method according to claim 9, further comprising
the step of setting said semaphore to said free status in response
to said processor writing to said first address.

11. The method according to claim 9, further comprising
the step of presenting said status of said semaphore in response to
said processor reading a second address.

12. The method according to claim 11, further comprising
the step of maintaining said status of said semaphore in response
to said processor writing to said second address.

01-669
1496.00169

13. The method according to claim 9, further comprising the steps of:

defining a second semaphore allocatable to said semaphore;

5 second presenting said granted status in response to said processor reading a third address while said second semaphore has said free status;

setting said second semaphore to said busy status in response to said second presenting of said granted status;

10 presenting said busy status in response to said processor reading said third address while said second semaphore has said busy status; and

setting said second semaphore to said free status in response to writing to said third address.

14. The method according to claim 13, further comprising the steps of:

slaving said semaphore to said second semaphore;

presenting said busy status in response to said processor
5 reading said first address while said second semaphore has said busy status;

01-669
1496.00169

maintaining said busy status for said semaphore in response to said processor writing to said first address while said second semaphore has said busy status.

15. The method according to claim 14, further comprising the step of setting said semaphore to said free status in response to said processor writing to said third address.

16. The method according to claim 14, further comprising the step of maintaining said busy status for said semaphore in response to said processor writing to said third address.

17. A circuit comprising:
means for defining a semaphore allocatable to a resource;
means for presenting a granted status in response to a processor reading a first address while said semaphore has a free status;
5 status;

means for setting said semaphore to a busy status in response to presenting said granted status; and

Year	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100
1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	